This work deals with the optimization of computer programs targeting Graphics Processing Units (GPUs). The goal is to lift, from programmers to optimizing compilers, the heavy burden of determining program details that are dependent on the hardware characteristics. The expected benefit is to improve robustness, portability and efficiency of the generated computer programs. We address these requirements by:
Introduction
It is well-known that the advent of hardware acceleration technologies (multicore processors, graphics processing units, field programmable gate arrays) provide vast opportunities for innovation in computing. In particular, GPUs combined with low-level heterogeneous programming models, such as CUDA (the Compute Unified Device Architecture, see [19, 2] ), brought super-computing to the level of the desktop computer. However, these low-level programming models carry notable challenges, even to expert programmers. Indeed, fully exploiting the power of hardware accelerators by writing CUDA code often requires significant code optimization effort. While such effort can yield high performance, it is desirable for many programmers to avoid the explicit management of the hardware accelerator, e.g. data transfer between host and device, or between memory levels of the device. To this end, high-level models for accelerator programming, notably OPENMP [12, 4] and OPENACC [24, 3] , have become an important research direction. With these models, programmers only need to annotate their C/C++ (or FORTRAN) code to indicate which portion of code is to be executed on the device, and how data is mapped between host and device.
In OPENMP and OPENACC, the division of the work between thread blocks within a grid, or between threads within a thread block, can be expressed in a loose manner, or even ignored. This implies that code optimization techniques must be applied in order to derive efficient CUDA code. Moreover, existing software packages (e.g. PPCG [25] , C-TO-CUDA [7] , HICUDA [15] , CUDA-CHILL [16] ) for generating CUDA code from annotated C/C++ programs, either let the user choose, or make assumptions on, the characteristics of the targeted hardware, and on how the work is divided among the processors of that device. These choices and assumptions limit code portability as well as opportunities for code optimization. This latter fact will be illustrated with dense matrix multiplication, through Figures 3 and 4 , as well as Table 1 .
To deal with these challenges in translating annotated C/C++ programs to CUDA, we propose in [9] to generate parametric CUDA kernels, that is, CUDA kernels for which program parameters (e.g. number of threads per thread block) and machine parameters (e.g. shared memory size) are symbolic entities instead of numerical values. Hence, the values of these parameters need not to be known during code generation: machine parameters can be looked up when the generated code is loaded on the target machine, while program parameters can be deduced, for instance, by auto-tuning. See Figure 4 for an example of parametric CUDA kernels. A proof-of-concept implementation, presented in [9] and publicly available 1 , uses another high-level model for accelerator programming, called METAFORK, that we introduced in [11] . The experimentation shows that the generation of parametric CUDA kernels can lead to significant performance improvement w.r.t. approaches based on the generation of CUDA kernels that are not parametric. Moreover, for certain test-cases, our experimental results show that the optimal choice for program parameters may depend on the input data size. For instance, the timings gathered in Table 1 show that the format of the 2D thread-block of the best CUDA kernel that we could generate is 16 × 8 for matrices of order 2 10 and 32 × 8 for matrices of order 2 11 . Clearly, parametric CUDA kernels are well-suited for this type of test-cases.
In this paper, our goal is to enhance the framework initiated in [9] by generating optimized parametric CUDA kernels. As we shall see, this can be done in the form of a case discussion, based on the possible values of the machine and program parameters. The output of a procedure generating optimized parametric CUDA kernels will be called a comprehensive parametric CUDA kernel. A simple example is shown on Figure 2 . In broad terms, this is a decision tree where:
1. each internal node is a Boolean condition on the machine and program parameters, and 2. each leaf is a CUDA program P, optimized w.r.t. prescribed criteria and optimization techniques, under the conjunction of the conditions along the path from the root of the tree to P. The intention, with this concept, is to automatically generate optimized CUDA kernels from annotated C/C++ code without knowing the numerical values of some or even any of the machine and program parameters. This naturally leads to case distinction depending on the values of those parameters, which materializes into a disjunction of conjunctive non-linear polynomial constraints. Symbolic computation, aka computer algebra, is the natural framework for manipulating such systems of constraints; our RegularChains library 2 provides the appropriate algorithmic tools for that task.
Other research groups have approached the questions of code portability and code optimization in the context of CUDA code generation from high-level programming models. They use techniques like auto-tuning [14, 16] , dynamic instrumentation [17] or both [22] . Rephrasing [16] , "those techniques explore empirically different data placement and thread/block mapping strategies, along with other code generation decisions, thus facilitating the finding of a high-performance solution."
In the case of auto-tuning techniques, which have been used successfully in the celebrated projects ATLAS [27] , FFTW [13] , and SPIRAL [20] , part of the code optimization process is done off-line, that is, the input code is analyzed and an optimization strategy (i.e a sequence of composable code transformations) is generated, and then applied on-line (i.e. on the targeted hardware). We propose to push this idea further by applying the optimization strategy off-line, thus, even before the code is loaded on the targeted hardware.
Let us illustrate, with an example, the notion of comprehensive parametric CUDA kernels, along with a procedure to generate them. Our input is the for-loop nest of Figure 1 which computes the sum of two matrices b and c of order N using a blocking strategy; each matrix is divided into blocks of format B0 × B1. This input code is annotated for parallel execution in the METAFORK language. The body of the statement meta_schedule is meant to be offloaded to a GPU device and each meta_for loop is a parallel for-loop where all iterations can be executed concurrently.
int dim0 = N/B0, dim1 = N/(2*B1); meta_schedule { meta_for (int v = 0; v < dim0; v++) meta_for (int p = 0; p < dim1; p++) meta_for (int u = 0; u < B0; u++) meta_for (int q = 0; q < B1; q++) { int i = v * B0 + u; int j = p * B1 + q; Figure 1 : A meta_for loop nest for adding two matrices.
We make the following simplistic assumptions for the translation of this for-loop nest to CUDA. 1. The target machine has two parameters: the maximum number R of registers per thread, and the maximum number T of threads per thread-block; all other hardware limits are ignored. 2. The generated kernels depend on two program parameters, B 0 and B 1 , which define the format of a 2D thread-block. 3. The optimization strategy (w.r.t. register usage per thread) consists in reducing the work per thread (by reducing loop granularity). A possible comprehensive parametric CUDA kernel is given by the pairs (C 1 , K 1 ) and (C 2 , K 2 ), where C 1 ,C 2 are two sets of algebraic constraints on the parameters and K 1 , K 2 are two CUDA kernels that are optimized under the constraints respectively given by C 1 ,C 2 , see Figure 2 . The following computational steps yield the pairs (C 1 , K 1 ) and (C 2 , K 2 ). (S1) The METAFORK code is mapped to an intermediate representation (IR) say that of LLVM 3 , or alternatively, to PTX 4 code. (S2) Using this IR (or PTX) code, one estimates the number of registers that a thread requires; on this example, using LLVM IR, we obtain an estimate of 14. (S3) Next, we apply the optimization strategy, yielding a new IR (or PTX) code, for which register pressure reduces to 10. Since no other optimization techniques are considered, the procedure stops with the result shown on Figure 2 . Note that, strictly speaking, the kernels K 1 and K 2 on Figure 2 should be given by PTX code. But for simplicity, we are presenting them by counterpart CUDA code. This paper is organized as follows. In Section 2, we review the notion of a parametric CUDA kernel through an example. In Section 3, we introduce the notion of comprehensive optimization of a code fragment together with an algorithm for computing it. In Section 4, we explain how this latter notion applies to the generation of parametric CUDA kernels generated from a program written in a high-level accelerator model namely METAFORK. Finally, experimental results are provided in Section 5. 
Parametric kernels
We review and illustrate the notion of a parametric CUDA kernel (introduced in [9] ) with an example: computing the product of two dense square matrices of order n. Figure 3 shows a code snippet, expressed in the METAFORK language, performing a blocking strategy. Each iteration of the parallel for-loop nest (i.e. the 4 meta_for nested loops) computes s coefficients of the product matrix. The blocks in the matrices a, b, c have format B0 × B0, B0 × (ub1 · s), B0 × (ub1 · s). Note that memory accesses to a, b, c are coalesced in both codes. Figure 4 shows a CUDA kernel code generated from the METAFORK code snippet of Figure 3 . Observe that kernel0 takes the program parameters B0 and ub1 as arguments, whereas non-parametric CUDA kernels usually only take data parameters (here a, b, c, n) as input arguments. Note also that, in order to allocate memory for the shared arrays shared_a, shared_b, shared_c, we predefine the names B_0, B_1 as macros and specify their values at compile time. Note that the assert statements ensure that B0, ub1 match B_0, B_1.
To conclude with this example, we gather in Table 1 speedup factors w.r.t. a highly optimized serial C program implementing the same blocking strategy. The numbers in bold fonts correspond to the best speedup factors by a parametric kernel on a given input size. We observe that:
1. for s = 4, ub1 = 16, B0 = 8 when n = 2 10 , and 2. for s = 4, ub1 = 32, B0 = 8 when n = 2 11 , the parametric kernel of Figure 4 provides the best results. assert(B0 <= ub1 * s); int dim0 = n / B0, dim1 = n / (ub1 * s); meta_schedule { meta_for (int i = 0; i < dim0; i++) meta_for (int j = 0; j < dim1; j++) for (int k = 0; k < n / B0; k++) meta_for (int v = 0; v < B0; v++) meta_for (int u = 0; u < ub1; u++) { int p = i * B0 + v; int q = j * ub1 * s + u; for (int z = 0; z < B0; z++) for (int w = 0; w < s; w++) { int x = w * ub1; Table 1 : Speedup factors on an NVIDIA Tesla M2050 for our kernel generated by METAFORK with compilation flag -maxrregcount=40.
Comprehensive Optimization
We consider a code fragment written in one of the linguistic extensions of the C language targeting a computer device, for instance, a hardware accelerator. We assume that some, or all, of the hardware characteristics of this device are unknown at compile time. However, we would like to optimize our input code fragment w.r.t prescribed resource counters (e.g. memory usage) and performance counters (e.g. occupancy on a GPU device). To this end, the hardware characteristics of this device, as well as the program and data parameters of the code fragment, are treated as symbols. From there, we generate polynomial constraints (with those symbols as indeterminate variables) so as to (i)ensure that sufficient resources are available to run the transformed code, and (ii) attempt to improve the code performance.
Hypotheses on the input code fragment
We consider a sequence S of statements from the C programming language and introduce the following.
Definition 1
We call parameter of S any scalar variable that is (i) read in S at least once, and (ii) never written in S . We call data of S any non-scalar variable (e.g. array) that is not initialized but __global__ void kernel0(int *a, int *b, int *c, int n, int dim0, int dim1, int B0, int ub1, int s) { int b0 = blockIdx.y, b1 = blockIdx.x; int t0 = threadIdx.y, t1 = threadIdx. for (int c0 = b0; c0 < dim0; c0 += 256)
for (int c1 = b1; c1 < dim1; c1 += 256) { private_p = ((c0) * (B0)) + (t0); private_q = ((c1) * (ub1 * s)) + (t1); for (int c5 = 0; c5 < S; c5 += 1) if (n >= private_p + 1 && n >= private_q + (c5) * (ub1) + 1)
for (int c5 = 0; c5 < S; c5 += 1) Figure 4 : CUDA kernel generated from a meta_schedule statement in the METAFORK language.
possibly overwritten within S . If a parameter of S gives a dimension size of a data of S , then this parameter is called a data parameter; otherwise, it is simply called a program parameter.
We denote by D 1 , . . . , D u and E 1 , . . . , E v the data parameters and program parameters of S , respectively.
We make the following assumptions on S : (H1) All parameters are assumed to be non-negative integers. (H2) We assume that S can be viewed as the body of a valid C function having the parameters and data of S as unique arguments. The sequence of statements S can be the body of a kernel function in CUDA. In the kernel code of Figure 4 , B0 and ub1 are program parameters while a, b and c are the data, and that n is the data parameter.
Hardware resource limits and performance measures
We denote by R 1 , . . . , R s the hardware resource limits of the targeted hardware device. Examples of these quantities for the NVIDIA Kepler micro-architecture are the maximum number of registers to be allocated per thread, and the maximum number of shared memory words to be allocated per threadblock. We denote by P 1 , . . . , P t the performance measures of a program running on the device. These are dimensionless quantities defined as percentages. Examples of these quantities for the NVIDIA Kepler micro-architecture are the SM occupancy (that is, the ratio of the number of active warps to the maximum number of active warps) and he cache hit rate in an streaming multi-processor (SM).
For a given hardware device, R 1 , . . . , R s are positive integers, and each of them is the maximum value of a hardware resource. Meanwhile, P 1 , . . . , P t are rational numbers between 0 and 1. However, for the purpose of writing code portable across a variety of devices with similar characteristics, the quantities R 1 , . . . , R s and P 1 , . . . , P t will be treated as unknown and independent variables. These hardware resource limits and performance measures will be called the machine parameters.
Each function K (and, in particular, our input code fragment S ) written in the C language for the targeted hardware device has resource counters r 1 , . . . , r s and performance counters p 1 , . . . , p t corresponding, respectively, to R 1 , . . . , R s and P 1 , . . . , P t . In other words, the quantities r 1 , . . . , r s are the amounts of resources, corresponding to R 1 , . . . , R s , respectively, that K requires for executing. Similarly, the quantities p 1 , . . . , p t are the performance measures, corresponding to P 1 , . . . , P t , respectively, that K exhibits when executing. Therefore, the inequalities 0 ≤ r 1 ≤ R 1 , . . . , 0 ≤ r s ≤ R s must hold for the function K to execute correctly. Similarly, 0 ≤ p 1 ≤ 1, . . . , 0 ≤ p t ≤ 1 are satisfied by the definition of the performance measures.
Remark 1 We note that r 1 , . . . , r s , p 1 , . . . , p t may be numerical values, which we can assume to be nonnegative rational numbers. This will be the case, for instance, for the minimum number of registers required per thread in a thread-block. The resource counters r 1 , . . . , r s may also be polynomial expressions whose indeterminate variables can be program parameters (like the dimension sizes of a thread-block or grid) or data parameters (like the input data sizes). Meanwhile, the performance counters p 1 , . . . , p t may further depend on the hardware resource limits (like the maximum number of active warps supported by an SM). To summarize, we observe that r 1 , . . . , r s are polynomials in Q[D 1 , . . . , D u , E 1 , . . . , E v ] and p 1 , . . . , p t are rational functions where numerators and denominators are in
Moreover, we can assume that the denominators of those functions are positive.
On Figure 2 , R and T are machine parameters while B 0 and B 1 are program parameters. The constraints displayed on Figure 2 are polynomials in R, T, B 0 , B 1 .
Evaluation of resource and performance counters
Let G C (S ) be the control flow graph (CFG) of S . Hence, the statements in the basic blocks of G C (S ) are C statements, and we call such a CFG the source CFG. We also map S to an intermediate representation, which, itself, is encoded in the form of a CFG, denoted by G L (S ), and we call it the IR CFG. Here, we refer to the landmark textbook [6] for the notion of the control flow graph and that of intermediate representation.
We observe that S can trivially be reconstructed from G C (S ); hence, the knowledge of S and that of G C (S ) can be regarded as equivalent. In contrast, G L (S ) depends not only on S but also on the optimization strategies that are applied to the IR of S .
Equipped with G C (S ) and G L (S ), we assume that we can estimate each of the resource counters r 1 , . . . , r s (resp. performance counters p 1 , . . . , p t ) by applying functions f 1 , . . . , f s (resp. g 1 , . . . , g t ) to either G C (S ) or G L (S ). We call f 1 , . . . , f s (resp. g 1 , . . . , g t ) the resource (resp. performance) evaluation functions.
For instance, when S is the body of a CUDA kernel and S reads (resp. writes) a given array, computing the total amount of elements read (resp. written) by one thread-block can be determined from G C (S ). Meanwhile, computing the minimum number of registers to be allocated to a thread executing S requires the knowledge of G L (S ).
Optimization strategies
In order to reduce the consumption of hardware resources and increase performance counters, we assume that we have optimization procedures O 1 , . . . , O w , each of them mapping either a source CFG to another source CFG, or an IR CFG to another IR CFG. We assume that the code transformations performed by O 1 , . . . , O w preserve semantics.
We 
Comprehensive optimization
Let C 1 , . . . ,C e be semi-algebraic systems (that is, conjunctions of polynomial equations and inequalities) with P 1 , . . . , P t , R 1 , . . . , R s , D 1 , . . . , D u , E 1 , . . . , E v as indeterminate variables. Let S 1 , . . . , S e be fragments of C programs such that the parameters of each of them are among D 1 , . . . , D u , E 1 , . . . , E v . (C 1 , S 1 ) , . . . , (C e , S e ) is a comprehensive optimization of S w.r.t. ) is a solution of C i and S i produces the same output as S on any data that makes S execute correctly. (iv) [optimality] For every i ∈ {1, . . . , s} (resp. {1, . . . ,t}), there exists ∈ {1, . . . , e} such that for all O ∈ σ (r i ) (resp. σ (p i )) we have f i (O(S )) = f i (S ) (resp. g i (O(S )) = g i (S )).
Definition 2 The sequence
We summarize Definition 2 in non technical terms. Condition (i) states that each system of constraints is meaningful. Condition (ii) states that as long as the machine, program and data parameters satisfy C i , the code fragment S i produces the same output as S on whichever data that makes S execute correctly. Condition (iii) states that as long as S executes correctly on a given set of parameters and data, there exists a code fragment S i , for suitable values of the machine parameters, such that S i produces the same output as S on that set of parameters and data. Finally, Condition (iv) states that for each resource counter r i (performance counter p i ), there exists at least one code fragment S for which this counter is optimal in the sense that it cannot be further optimized by the optimization strategies from σ (r i ) (resp. σ (p i )).
Data-structures
The algorithm presented in Section 3.7 computes a comprehensive optimization of S w.r.t. the evaluation functions f 1 , . . . , f s , g 1 , . . . , g t and optimization strategies O 1 , . . . , O w . Hereafter, we define the main datastructure used during the course of the algorithm. We associate S with what we call a quintuple, denoted by Q(S ) and defined as follows: Q(S ) = (G C (S ), λ (S ), ω(S ), γ(S ),C(S )), where 1. λ (S ) is the sequence of the optimization procedures among O 1 , . . . , O w that have already been applied to the IR of S ; hence, G C (S ) together with λ (S ) defines G L (S ); initially, λ (S ) is empty, 2. ω(S ) is the sequence of the optimization procedures among O 1 , . . . , O w that have not been applied so far to either
is the sequence of resource and performance counters that remain to be evaluated on S ; initially, γ(S ) is r 1 , . . . , r s , p 1 , . . . , p t , 4. C(S ) is the sequence of the polynomial constraints on P 1 , . . . ,
We say that the quintuple Q(S ) is processed whenever γ(S ) is empty; otherwise, we say that Q(S ) is in-process.
Remark 2 For the above Q(S ), each of the sequences λ (S ), ω(S ), γ(S ) and C(S ) is implemented as a stack in Algorithms 1 and 2. Hence, we need to specify how operations on a sequence is performed on the corresponding stack. Let s 1 , s 2 , . . . , s N is a sequence. 
The algorithm
Algorithm 1 is the top-level procedure. If its input is a processed quintuple Q(S ), then it returns the pair (G C (S ), λ (S )) (such that, after optimizing S with the optimization strategies in λ (S ), one can generate the IR of the optimized S ) together with the system of constraints C(S ). Otherwise, Algorithm 1 is called recursively on each quintuple returned by Optimize(Q(S )). The pseudo-code of the Optimize routine is given by Algorithm 2.
We make a few observations about Algorithm 2. (R1) Observe that at Line (5), a deep copy of the input Q(S ) is made, and this copy is called Q(S ).
This duplication allows the computations to fork. Note that at Line (6), Q(S ) is modified. (R2) In this forking process, we call Q(S ) the accept branch and Q(S ) the refuse branch. In the former case, the relation 0 ≤ v i ≤ R i holds thus implying that enough R i -resources are available for executing the code fragment S . In the latter case, the relation R i < v i holds thus implying that not enough R i -resources are available for executing the code fragment S . (R3) At Lines (18) (19) (20) , a similar forking process occurs. Here again, we call Q(S ) the accept branch and Q(S ) the refuse branch. In the former case, the relation 0 ≤ v i ≤ P i implies that the P iperformance counter may have reached its maximum ratio; hence, no optimization strategies are applied to improve this counter. In the latter case, the relation P i < v i ≤ 1 holds thus implying that the P i -performance counter has not reached its maximum value; hence, optimization strategies are applied to improve this counter if such optimization strategies are available. Observe that if this optimization strategy does make the estimated value of P i larger then an algebraic contradiction would happen and the branch will be discarded. (R4) Line (30) in Algorithm 2 requires non-trivial computations with polynomial equations and inequalities. The algorithms can be found in [10] and are implemented in the RegularChains library of MAPLE. (R5) Each system of algebraic constraints C is updated by adding a polynomial inequality to it at either Lines (6), (7), (19) or (20) . This incremental process can be performed by the RealTriangularize algorithm [10] and implemented in the RegularChains library. (R6) Because of the recursive calls at Lines (16) and (29) several inequalities involving the same variable among R 1 , . . . , R s , P 1 , . . . , P t may be added to a given system C. As a result, C may become inconsistent. For instance if R 1 < 10 and 10 ≤ R 1 are added to the same system C. This will happen when an optimization strategy fails to improve the value of a resource or performance counter. Note that inconstancy is automatically detected by the RealTriangularize algorithm.
...
(a) The decision subtree for resource counter r i
⩽P i (b) The decision subtree for performance counter p i Figure 5 : The decision subtree for resource or performance counters
We associate the execution of Algorithm 1, applied to Q(S ), with a tree denoted by T (Q(S )) and where both nodes and edges of T (Q(S )) are labelled. We use the same notations as in Algorithm 2. We define T (Q(S )) recursively: (T1) We label the root of T (Q(S )) with Q(S ). (T2) If γ(S ) is empty, then T (Q(S )) has no children; otherwise, two cases arise:
(T2.1) If no optimization strategy is to be applied for optimizing the counter c, then T (Q(S )) has a single subtree, which is that associated with Optimize(Q(S )) where Q(S ) is obtained from Q(S ) by augmenting C(S ) either with 0 ≤ v i ≤ R i if c is a resource counter or with 0 ≤ v i ≤ P i otherwise. (T2.2) If an optimization strategy is applied, then T (Q(S )) has two subtrees: (T2.2.1) The first one is the tree associated with Optimize(Q(S )) (where Q(S ) is defined as above) and is connected to its parent node by the accept edge, labelled with either 0 ≤ v i ≤ R i or 0 ≤ v i ≤ P i ; see Figure 5 . (T2.2. 2) The second one is the tree associated with Optimize(Q(S )) (where Q(S ) is obtained by applying the optimization strategy to the deep copy of the input quintuple Q(S )) and is connected to its parent node by the refuse edge, labelled with either R i < v i or P i < v i ≤ 1; see Figure 5 . Observe that every node of T (Q(S )) is labelled with a quintuple and every edge with a polynomial constraint. Figure 5 illustrates how Algorithm 2, applied to Q(S ), generates the associated tree T (Q(S )). The cases for a resource counter and a performance counter are distinguished in the sub-figures (a) and (b), respectively. Observe that, in both cases, the accept edges go south-east, while the refuse edges go south-west.
Algorithm 1: ComprehensiveOptimization
Input: The quintuple Q(S ) Output: A comprehensive optimization of S w.r.t. the resource evaluation functions f 1 , . . . , f s , the performance evaluation functions g 1 , . . . , g t and the optimization strategies
The output stack is initially empty; for each Q(S ) ∈ Optimize(Q(S )) do Push ComprehensiveOptimization(Q(S ) on the output stack; return the output stack;
Lemma 1
The height of the tree T (Q(S )) is at most w(s + t). Therefore, Algorithm 1 terminates.
PROOF £ Consider a path Γ from the root of T (Q(S )) to any node N of T (Q(S )). Observe that Γ counts at most w refuse edges. Indeed, following a refuse edge decreases by one the number of optimization strategies to be used. Observe also that the length of every sequence of consecutive accept edges is at most s + t. Indeed, following an accept edge decreases by one the number of resource and performance counters to be evaluated. Therefore, the number of edges in Γ is at most w (s + t). ¡ Lemma 2 Let U := {U 1 , . . . ,U z } be a subset of {O 1 , . . . , 0 w }. There exists a path from the root of T (Q(S )) to a leaf of T (Q(S )) along which the optimization strategies being applied are exactly those of U.
PROOF £ Let us start at the root of T (Q(S )) and apply the following procedure:
1. follow the refuse edge if it uses an optimization strategy from {U 1 , . . . ,U z }, 2. follow the accept edge, otherwise. This creates a path from the root of T (Q(S )) to a leaf with the desired property. ¡ Definition 3 Let i ∈ {1, . . . , s} (resp. {1, . . . ,t}). Let N be a node of T (Q(S )) and Q(S N ) be the quintuple labelling this node. We say that r i (resp. p i ) is optimal at N w.r.t. the evaluation function f i (resp. g i ) and the subset σ (r i ) (resp. σ (p i )) of the optimization strategies O 1 , . . . , O w , whenever for all
Algorithm 2: Optimize
Input: A quintuple Q(S ) Output: A stack of quintuples Initialize an empty stack, called result; Take out from γ(S ) the next resource or performance counter to be evaluated, say c; Evaluate c on S (using the appropriate functions among f 1 , . . . , f s , g 1 , . . . , g t ) thus obtaining a value v i , which can be either a numerical value, a polynomial in
if c is a resource counter r i then Make a deep copy Q(S ) of Q(S ), since we are going to split the computation into two branches:
Add the constraint 0 ≤ v i ≤ R i to C(S ) and push Q(S ) onto result; Add the constraint R i < v i to C(S ) and search ω(S ) for an optimization strategy of σ (r i ); if no such optimization strategy exists then return result; else Apply such an optimization strategy to Q(S ) yielding Q(S ); Remove this optimization strategy from ω(S ); if this optimization strategy is applied to the IR of S then Add it to λ (S ); Push r 1 , . . . , r i−1 , r i onto γ(S ); Make a recursive call to Optimize on Q(S ) and push the returned quintuples onto result; if c is a performance counter p i then Make a deep copy Q(S ) of Q(S ), since we are going to split the computation into two branches: 0 ≤ v i ≤ P i and P i < v i ≤ 1 ; Add the constraint 0 ≤ v i ≤ P i to C(S ) and push Q(S ) onto result; Add the constraint P i < v i ≤ 1 to C(S ) and search ω(S ) for an optimization strategy of σ (p i ); if no such optimization strategy exists then return result; else Apply such an optimization strategy to Q(S ) yielding Q(S ); Remove this optimization strategy from ω(S ); if this optimization strategy is applied to the IR of S then Add it to λ (S ); Push r 1 , . . . , r s , p i onto γ(S ); Make a recursive call to Optimize on Q(S ) and push the returned quintuples onto result;
Remove from result any quintuple with an inconsistent system of constraints; return result; Lemma 3 Let i ∈ {1, . . . , s} (resp. {1, . . . ,t}). There exists at least one leaf L of T (Q(S )) such that r i (resp. p i ) is optimal at L w.r.t. the evaluation function f i (resp. g i ) and the subset σ (r i ) (resp. σ (p i )) of the optimization strategies O 1 , . . . , O w .
PROOF £ Apply Lemma 2 with U = σ (r i ) (resp. U = σ (p i )). ¡ Lemma 4 Algorithm 1 satisfies its output specifications.
PROOF £ From Lemma 1, we know that Algorithm 1 terminates. So let (C 1 , S 1 ) , . . . , (C e , S e ) be its output. We shall prove (C 1 , S 1 ) , . . . , (C e , S e ) satisfies the conditions (i) to (iv) of Definition 2.
Condition (i) is satisfied by the properties of the RealTriangularize algorithm. Condition (ii) follows clearly from the assumption that the code transformations performed by O 1 , . . . , O w preserve semantics. Observe that each time a polynomial inequality is added to a system of constraints, the negation of this inequality is also to the same system in another branch of the computations. By using a simple induction on s + t, we deduce that Condition (iii) is satisfied. Finally, we prove Condition (iv) by using Lemma 3. ¡
Comprehensive Translation
Given a high-level model for accelerator programming (like OPENCL [23] , OPENMP, OPENACC or METAFORK [11] ), we consider the problem of translating a program written for such a high-level model into a programming model for GPGPU devices, such as CUDA. We assume that the numerical values of some, or all, of the hardware characteristics of the targeted GPGPU device are unknown. Hence, these quantities are treated as symbols. Similarly, we would like that some, or all, of the program parameters remain symbols in the generated code.
In our implementation, we focus on one high-level model for accelerator programming, namely METAFORK. However, we believe that an adaptation to another high-level model for accelerator programming would not be difficult. One supporting reason for that claim is the fact that automatic code translation between the METAFORK and OPENMP languages can already be done within the METAFORK compilation framework, see [11] .
We consider as input a meta_schedule statement M and its surrounding METAFORK program P. In our implementation, we assume that, apart from the meta_schedule statement M , the rest of the program P is serial C code. Now, applying the comprehensive optimization algorithm (described in Section 3) on the meta_schedule statement M (with prescribed resource evaluation functions, performance evaluation functions and optimization strategies) we obtain a sequence of processed quintuples of meta_schedule statements Q 1 (M ), Q 2 (M ), . . . , Q (M ), which forms a comprehensive optimization in the sense of Definition 2.
If, as mentioned in the introduction, PTX is used as intermediate representation (IR) then, for each i = 1, . . . , , under the constraints defined by the polynomial system associated with Q i (M ), the IR code associated with Q i (M ) is the translation in assembly language of a CUDA counterpart of M . In our implementation, we also translate to CUDA source code the METAFORK code in each Q i (M ), since this is easier to read for a human being.
Experimentation
We report on a preliminary implementation of Algorithm 1 dedicated to the optimization of meta_schedule statements in view of generating parametric CUDA kernels. Two hardware resource counters are considered: register usage per thread, and local/shared memory allocated per thread-block. No performance counters are specified, however, by design, the algorithm tries to minimize the usage of hardware resources. Four optimization strategies are used: (i) reducing register pressure, (ii) controlling thread granularity, (iii) common sub-expression elimination (CSE), and (iv) caching 5 data in local/shared memory. The first one applies to the IR CFG and uses LLVM; (ii) and (iii) are performed in MAPLE on the source CFG while (iv) combines PET [26] and the RegularChains library in MAPLE. Moreover, for (i) and (iii), 3 and 2 levels of optimization are used, respectively. Figure 6 gives an overview of the software tools that are involved in our implementation.
The test examples of our CASCON paper [9] have been extensively tested with that implementation. In the interest of space, we have selected two representative examples. For both of them, again in the interest of space, we present the optimized METAFORK code, instead of the optimized IR code (or the CUDA code generated from METAFORK). For each system of constraints, we indicate which decisions were made by the algorithm to reach that case. To this end, we use the following abbreviations: (1), (2), (3a), (3b), (4a), (4b) respectively stand for "No register pressure optimization", "CSE is Applied" "thread granularity not-reduced", "reduced thread granularity", "Use local/shared memory", "Do not use local/shared memory".
For both test-examples, we give speedup factors (against an optiimzied serial C code) obtained with the most efficient of our generated CUDA kernels. All CUDA experimental results are collected on an NVIDIA Tesla M2050.
1D Jacobi
Both source and optimized METAFORK programs are shown on Figure 7 . Table 2 shows the speedup factors for the first case of optimized METAFORK programs in Figure 7 . 
Matrix transposition
Three cases of optimized METAFORK programs are shown on Figure 8 . Table 3 shows the speedup factors for the first case of optimized METAFORK programs in Figure 8 . 
Concluding Remarks
We have shown how, from an annotated C/C++ program, parametric CUDA kernels could be optimized. These optimized parametric CUDA kernels are organized in the form of a case discussion, where cases depend on the values of machine parameters (e.g. hardware resource limits) and program parameters (e.g. Table 3 : Speedup factors of matrix transposition for input matrix of order 2 14 dimension sizes of thread-blocks). The proposed approach extend previous works, in particular PPCG [25] and CUDA-CHILL [16] , and combine them with techniques from computer algebra. Indeed, handling systems of non-linear polynomial equations and inequalities is required in the context of parametric CUDA kernels.
Our preliminary implementation uses LLVM, MAPLE and PPCG; it successfully processes a variety of standard test-examples. In particular, the computer algebra portion of the computations is not a bottleneck.
